

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization International Bureau



(43) International Publication Date
29 January 2004 (29.01.2004)

PCT

(10) International Publication Number
WO 2004/010321 A2

(51) International Patent Classification⁷: G06F 15/80

7DP (GB). HOWELL, Simon [GB/GB]; 59 Alma Road, Clifton, Bristol BS8 2DE (GB). CLAYDON, Anthony, Peter, John [GB/GB]; 2nd Floor Suite, Riverside Buildings, 108 Walcot Street, Bath BA1 5BG (GB).

(21) International Application Number: PCT/GB2003/002772

(74) Agent: O'CONNELL, David, Christopher: Haseltine Lake, Imperial House, 15-19 Kingsway, London WC2B 6UD (GB).

(22) International Filing Date: 27 June 2003 (27.06.2003)

(81) Designated States (national): AE, AG, AL, AM, AT, AU,

(25) Filing Language: English

AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,

(26) Publication Language: English

CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH,

(30) Priority Data: 0216880.5 19 July 2002 (19.07.2002) GB

GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC,

(71) Applicant (for all designated States except US): PIC-

OCHEP DESIGNS LIMITED [GB/GB]; Second Floor

Suite, Riverside Buildings, 108 Walcot Street, Bath BA1

5BG (GB).

(72) Inventors; and

(81) Designated States (regional): ARIPO patent (GH, GM,

(75) Inventors/Applicants (for US only): ROBBINS, William

KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW);

[GB/GB]; 2 Windsor Terrace, Clifton, Bristol BS8 4LW

Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM);

(GB). DAVIDSON, Michael [GB/GB]; 5 The Butts, Old

European patent (AT, BE, BG, CH, CY, CZ, DE, DK, BE,

London Road, Wotton-under-Edge, Gloucestershire GL12

ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO,


(73) Claims: 1-10

SI, SI, SK, TR); OAPI patent (BF, BJ, CI, CG, CI, CM,

(GB, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

{Continued on next page}

(54) Title: PROCESSOR ARRAY



(57) **Abstract:** An array of processing elements can incorporate a degree of redundancy. Specifically, the array includes one or more spare, or redundant, rows of array elements, in addition to the number required to implement the intended function or functions of the device. If a defect occurs in one of the processors in the device, then the entire row which includes that defective processor is not used, and is replaced by a spare row.

WO 2004/010321 A2